|
|
@ -72,7 +72,7 @@
|
|
|
|
#define MT7621_FE_GDM1_AF BIT(28)
|
|
|
|
#define MT7621_FE_GDM1_AF BIT(28)
|
|
|
|
#define MT7621_FE_GDM2_AF BIT(29)
|
|
|
|
#define MT7621_FE_GDM2_AF BIT(29)
|
|
|
|
|
|
|
|
|
|
|
|
static const u32 mt7620_reg_table[FE_REG_COUNT] = {
|
|
|
|
static const u16 mt7620_reg_table[FE_REG_COUNT] = {
|
|
|
|
[FE_REG_PDMA_GLO_CFG] = RT5350_PDMA_GLO_CFG,
|
|
|
|
[FE_REG_PDMA_GLO_CFG] = RT5350_PDMA_GLO_CFG,
|
|
|
|
[FE_REG_PDMA_RST_CFG] = RT5350_PDMA_RST_CFG,
|
|
|
|
[FE_REG_PDMA_RST_CFG] = RT5350_PDMA_RST_CFG,
|
|
|
|
[FE_REG_DLY_INT_CFG] = RT5350_DLY_INT_CFG,
|
|
|
|
[FE_REG_DLY_INT_CFG] = RT5350_DLY_INT_CFG,
|
|
|
@ -92,7 +92,7 @@ static const u32 mt7620_reg_table[FE_REG_COUNT] = {
|
|
|
|
[FE_REG_FE_INT_STATUS2] = MT7620_FE_INT_STATUS2,
|
|
|
|
[FE_REG_FE_INT_STATUS2] = MT7620_FE_INT_STATUS2,
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
static const u32 mt7621_reg_table[FE_REG_COUNT] = {
|
|
|
|
static const u16 mt7621_reg_table[FE_REG_COUNT] = {
|
|
|
|
[FE_REG_PDMA_GLO_CFG] = RT5350_PDMA_GLO_CFG,
|
|
|
|
[FE_REG_PDMA_GLO_CFG] = RT5350_PDMA_GLO_CFG,
|
|
|
|
[FE_REG_PDMA_RST_CFG] = RT5350_PDMA_RST_CFG,
|
|
|
|
[FE_REG_PDMA_RST_CFG] = RT5350_PDMA_RST_CFG,
|
|
|
|
[FE_REG_DLY_INT_CFG] = RT5350_DLY_INT_CFG,
|
|
|
|
[FE_REG_DLY_INT_CFG] = RT5350_DLY_INT_CFG,
|
|
|
|