|
|
@ -49,6 +49,7 @@
|
|
|
|
#define HWID_TL_WR941ND_V2 0x09410002
|
|
|
|
#define HWID_TL_WR941ND_V2 0x09410002
|
|
|
|
#define HWID_TL_WR941ND_V4 0x09410004
|
|
|
|
#define HWID_TL_WR941ND_V4 0x09410004
|
|
|
|
#define HWID_TL_WR1043ND_V1 0x10430001
|
|
|
|
#define HWID_TL_WR1043ND_V1 0x10430001
|
|
|
|
|
|
|
|
#define HWID_TL_WR1041N_V2 0x10410002
|
|
|
|
#define HWID_TL_WR2543N_V1 0x25430001
|
|
|
|
#define HWID_TL_WR2543N_V1 0x25430001
|
|
|
|
|
|
|
|
|
|
|
|
#define MD5SUM_LEN 16
|
|
|
|
#define MD5SUM_LEN 16
|
|
|
@ -254,6 +255,11 @@ static struct board_info boards[] = {
|
|
|
|
.hw_id = HWID_TL_WR941ND_V4,
|
|
|
|
.hw_id = HWID_TL_WR941ND_V4,
|
|
|
|
.hw_rev = 1,
|
|
|
|
.hw_rev = 1,
|
|
|
|
.layout_id = "4M",
|
|
|
|
.layout_id = "4M",
|
|
|
|
|
|
|
|
}, {
|
|
|
|
|
|
|
|
.id = "TL-WR1041Nv2",
|
|
|
|
|
|
|
|
.hw_id = HWID_TL_WR1041N_V2,
|
|
|
|
|
|
|
|
.hw_rev = 1,
|
|
|
|
|
|
|
|
.layout_id = "4Mlzma",
|
|
|
|
}, {
|
|
|
|
}, {
|
|
|
|
.id = "TL-WR1043NDv1",
|
|
|
|
.id = "TL-WR1043NDv1",
|
|
|
|
.hw_id = HWID_TL_WR1043ND_V1,
|
|
|
|
.hw_id = HWID_TL_WR1043ND_V1,
|
|
|
|