You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
7912677086
This is mainly a bug fix for multi-core MIPS systems where L1 caches besides the primary do not get flushed. The most obvious problem is data corruption on SATA and USB devices where read requests are typically larger than the cacheline size. This may also fix ar71xx systems that suffer from similar data corruption but I have not tested if it does. Signed-off-by: Rosen Penev <rosenp@gmail.com> |
6 years ago | |
---|---|---|
.. | ||
backport-4.9 | 6 years ago | |
backport-4.14 | 6 years ago | |
files | 6 years ago | |
hack-4.9 | 6 years ago | |
hack-4.14 | 6 years ago | |
image | 8 years ago | |
other-files | 7 years ago | |
pending-3.18 | 6 years ago | |
pending-4.4 | 6 years ago | |
pending-4.9 | 6 years ago | |
pending-4.14 | 6 years ago | |
PATCHES | 11 years ago | |
config-3.18 | 6 years ago | |
config-4.4 | 6 years ago | |
config-4.9 | 6 years ago | |
config-4.14 | 6 years ago |