You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
478 lines
11 KiB
C
478 lines
11 KiB
C
/*
|
|
* B53 register access through MII registers
|
|
*
|
|
* Copyright (C) 2011-2013 Jonas Gorski <jogo@openwrt.org>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/module.h>
|
|
|
|
#include "b53_priv.h"
|
|
|
|
#define B53_PSEUDO_PHY 0x1e /* Register Access Pseudo PHY */
|
|
|
|
/* MII registers */
|
|
#define REG_MII_PAGE 0x10 /* MII Page register */
|
|
#define REG_MII_ADDR 0x11 /* MII Address register */
|
|
#define REG_MII_DATA0 0x18 /* MII Data register 0 */
|
|
#define REG_MII_DATA1 0x19 /* MII Data register 1 */
|
|
#define REG_MII_DATA2 0x1a /* MII Data register 2 */
|
|
#define REG_MII_DATA3 0x1b /* MII Data register 3 */
|
|
|
|
#define REG_MII_PAGE_ENABLE BIT(0)
|
|
#define REG_MII_ADDR_WRITE BIT(0)
|
|
#define REG_MII_ADDR_READ BIT(1)
|
|
|
|
static int b53_mdio_op(struct b53_device *dev, u8 page, u8 reg, u16 op)
|
|
{
|
|
int i;
|
|
u16 v;
|
|
int ret;
|
|
struct mii_bus *bus = dev->priv;
|
|
|
|
if (dev->current_page != page) {
|
|
/* set page number */
|
|
v = (page << 8) | REG_MII_PAGE_ENABLE;
|
|
ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_PAGE, v);
|
|
if (ret)
|
|
return ret;
|
|
dev->current_page = page;
|
|
}
|
|
|
|
/* set register address */
|
|
v = (reg << 8) | op;
|
|
ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_ADDR, v);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/* check if operation completed */
|
|
for (i = 0; i < 5; ++i) {
|
|
v = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_ADDR);
|
|
if (!(v & (REG_MII_ADDR_WRITE | REG_MII_ADDR_READ)))
|
|
break;
|
|
usleep_range(10, 100);
|
|
}
|
|
|
|
if (WARN_ON(i == 5))
|
|
return -EIO;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
int ret;
|
|
|
|
ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
|
|
if (ret)
|
|
return ret;
|
|
|
|
*val = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0) & 0xff;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
int ret;
|
|
|
|
ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
|
|
if (ret)
|
|
return ret;
|
|
|
|
*val = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
int ret;
|
|
|
|
ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
|
|
if (ret)
|
|
return ret;
|
|
|
|
*val = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0);
|
|
*val |= mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA1) << 16;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
u64 temp = 0;
|
|
int i;
|
|
int ret;
|
|
|
|
ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
|
|
if (ret)
|
|
return ret;
|
|
|
|
for (i = 2; i >= 0; i--) {
|
|
temp <<= 16;
|
|
temp |= mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i);
|
|
}
|
|
|
|
*val = temp;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
u64 temp = 0;
|
|
int i;
|
|
int ret;
|
|
|
|
ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
|
|
if (ret)
|
|
return ret;
|
|
|
|
for (i = 3; i >= 0; i--) {
|
|
temp <<= 16;
|
|
temp |= mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i);
|
|
}
|
|
|
|
*val = temp;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
int ret;
|
|
|
|
ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0, value);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
|
|
}
|
|
|
|
static int b53_mdio_write16(struct b53_device *dev, u8 page, u8 reg,
|
|
u16 value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
int ret;
|
|
|
|
ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0, value);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
|
|
}
|
|
|
|
static int b53_mdio_write32(struct b53_device *dev, u8 page, u8 reg,
|
|
u32 value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
unsigned int i;
|
|
u32 temp = value;
|
|
|
|
for (i = 0; i < 2; i++) {
|
|
int ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i,
|
|
temp & 0xffff);
|
|
if (ret)
|
|
return ret;
|
|
temp >>= 16;
|
|
}
|
|
|
|
return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
|
|
|
|
}
|
|
|
|
static int b53_mdio_write48(struct b53_device *dev, u8 page, u8 reg,
|
|
u64 value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
unsigned i;
|
|
u64 temp = value;
|
|
|
|
for (i = 0; i < 3; i++) {
|
|
int ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i,
|
|
temp & 0xffff);
|
|
if (ret)
|
|
return ret;
|
|
temp >>= 16;
|
|
}
|
|
|
|
return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
|
|
|
|
}
|
|
|
|
static int b53_mdio_write64(struct b53_device *dev, u8 page, u8 reg,
|
|
u64 value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
unsigned i;
|
|
u64 temp = value;
|
|
|
|
for (i = 0; i < 4; i++) {
|
|
int ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i,
|
|
temp & 0xffff);
|
|
if (ret)
|
|
return ret;
|
|
temp >>= 16;
|
|
}
|
|
|
|
return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
|
|
}
|
|
|
|
static int b53_mdio_phy_read16(struct b53_device *dev, int addr, u8 reg,
|
|
u16 *value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
|
|
*value = mdiobus_read(bus, addr, reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_mdio_phy_write16(struct b53_device *dev, int addr, u8 reg,
|
|
u16 value)
|
|
{
|
|
struct mii_bus *bus = dev->priv;
|
|
|
|
return mdiobus_write(bus, addr, reg, value);
|
|
}
|
|
|
|
static struct b53_io_ops b53_mdio_ops = {
|
|
.read8 = b53_mdio_read8,
|
|
.read16 = b53_mdio_read16,
|
|
.read32 = b53_mdio_read32,
|
|
.read48 = b53_mdio_read48,
|
|
.read64 = b53_mdio_read64,
|
|
.write8 = b53_mdio_write8,
|
|
.write16 = b53_mdio_write16,
|
|
.write32 = b53_mdio_write32,
|
|
.write48 = b53_mdio_write48,
|
|
.write64 = b53_mdio_write64,
|
|
.phy_read16 = b53_mdio_phy_read16,
|
|
.phy_write16 = b53_mdio_phy_write16,
|
|
};
|
|
|
|
static int b53_phy_probe(struct phy_device *phydev)
|
|
{
|
|
struct b53_device *dev;
|
|
int ret;
|
|
|
|
/* allow the generic phy driver to take over */
|
|
if (phydev->mdio.addr != B53_PSEUDO_PHY && phydev->mdio.addr != 0)
|
|
return -ENODEV;
|
|
|
|
dev = b53_switch_alloc(&phydev->mdio.dev, &b53_mdio_ops, phydev->mdio.bus);
|
|
if (!dev)
|
|
return -ENOMEM;
|
|
|
|
dev->current_page = 0xff;
|
|
dev->priv = phydev->mdio.bus;
|
|
dev->ops = &b53_mdio_ops;
|
|
dev->pdata = NULL;
|
|
mutex_init(&dev->reg_mutex);
|
|
|
|
ret = b53_switch_detect(dev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
#if LINUX_VERSION_CODE >= KERNEL_VERSION(5, 0, 0)
|
|
linkmode_zero(phydev->supported);
|
|
if (is5325(dev) || is5365(dev))
|
|
linkmode_set_bit(ETHTOOL_LINK_MODE_100baseT_Full_BIT, phydev->supported);
|
|
else
|
|
linkmode_set_bit(ETHTOOL_LINK_MODE_1000baseT_Full_BIT, phydev->supported);
|
|
|
|
linkmode_copy(phydev->advertising, phydev->supported);
|
|
#else
|
|
if (is5325(dev) || is5365(dev))
|
|
phydev->supported = SUPPORTED_100baseT_Full;
|
|
else
|
|
phydev->supported = SUPPORTED_1000baseT_Full;
|
|
|
|
phydev->advertising = phydev->supported;
|
|
#endif
|
|
|
|
ret = b53_switch_register(dev);
|
|
if (ret) {
|
|
dev_err(dev->dev, "failed to register switch: %i\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
phydev->priv = dev;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int b53_phy_config_init(struct phy_device *phydev)
|
|
{
|
|
struct b53_device *dev = phydev->priv;
|
|
|
|
/* we don't use page 0xff, so force a page set */
|
|
dev->current_page = 0xff;
|
|
/* force the ethX as alias */
|
|
dev->sw_dev.alias = phydev->attached_dev->name;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void b53_phy_remove(struct phy_device *phydev)
|
|
{
|
|
struct b53_device *priv = phydev->priv;
|
|
|
|
if (!priv)
|
|
return;
|
|
|
|
b53_switch_remove(priv);
|
|
|
|
phydev->priv = NULL;
|
|
}
|
|
|
|
static int b53_phy_config_aneg(struct phy_device *phydev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static int b53_phy_read_status(struct phy_device *phydev)
|
|
{
|
|
struct b53_device *priv = phydev->priv;
|
|
|
|
if (is5325(priv) || is5365(priv))
|
|
phydev->speed = 100;
|
|
else
|
|
phydev->speed = 1000;
|
|
|
|
phydev->duplex = DUPLEX_FULL;
|
|
phydev->link = 1;
|
|
phydev->state = PHY_RUNNING;
|
|
|
|
netif_carrier_on(phydev->attached_dev);
|
|
phydev->adjust_link(phydev->attached_dev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id b53_of_match_1[] = {
|
|
{ .compatible = "brcm,bcm5325" },
|
|
{ .compatible = "brcm,bcm5395" },
|
|
{ .compatible = "brcm,bcm5397" },
|
|
{ .compatible = "brcm,bcm5398" },
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
static const struct of_device_id b53_of_match_2[] = {
|
|
{ .compatible = "brcm,bcm53115" },
|
|
{ .compatible = "brcm,bcm53125" },
|
|
{ .compatible = "brcm,bcm53128" },
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
static const struct of_device_id b53_of_match_3[] = {
|
|
{ .compatible = "brcm,bcm5365" },
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
/* BCM5325, BCM539x */
|
|
static struct phy_driver b53_phy_driver_id1 = {
|
|
.phy_id = 0x0143bc00,
|
|
.name = "Broadcom B53 (1)",
|
|
.phy_id_mask = 0x1ffffc00,
|
|
.features = 0,
|
|
.probe = b53_phy_probe,
|
|
.remove = b53_phy_remove,
|
|
.config_aneg = b53_phy_config_aneg,
|
|
.config_init = b53_phy_config_init,
|
|
.read_status = b53_phy_read_status,
|
|
.mdiodrv.driver = {
|
|
.name = "bcm539x",
|
|
.of_match_table = b53_of_match_1,
|
|
},
|
|
};
|
|
|
|
/* BCM53125, BCM53128 */
|
|
static struct phy_driver b53_phy_driver_id2 = {
|
|
.phy_id = 0x03625c00,
|
|
.name = "Broadcom B53 (2)",
|
|
.phy_id_mask = 0x1ffffc00,
|
|
.features = 0,
|
|
.probe = b53_phy_probe,
|
|
.remove = b53_phy_remove,
|
|
.config_aneg = b53_phy_config_aneg,
|
|
.config_init = b53_phy_config_init,
|
|
.read_status = b53_phy_read_status,
|
|
.mdiodrv.driver = {
|
|
.name = "bcm531xx",
|
|
.of_match_table = b53_of_match_2,
|
|
},
|
|
};
|
|
|
|
/* BCM5365 */
|
|
static struct phy_driver b53_phy_driver_id3 = {
|
|
.phy_id = 0x00406000,
|
|
.name = "Broadcom B53 (3)",
|
|
.phy_id_mask = 0x1ffffc00,
|
|
.features = 0,
|
|
.probe = b53_phy_probe,
|
|
.remove = b53_phy_remove,
|
|
.config_aneg = b53_phy_config_aneg,
|
|
.config_init = b53_phy_config_init,
|
|
.read_status = b53_phy_read_status,
|
|
.mdiodrv.driver = {
|
|
.name = "bcm5365",
|
|
.of_match_table = b53_of_match_3,
|
|
},
|
|
};
|
|
|
|
int __init b53_phy_driver_register(void)
|
|
{
|
|
int ret;
|
|
|
|
ret = phy_driver_register(&b53_phy_driver_id1, THIS_MODULE);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = phy_driver_register(&b53_phy_driver_id2, THIS_MODULE);
|
|
if (ret)
|
|
goto err1;
|
|
|
|
ret = phy_driver_register(&b53_phy_driver_id3, THIS_MODULE);
|
|
if (!ret)
|
|
return 0;
|
|
|
|
phy_driver_unregister(&b53_phy_driver_id2);
|
|
err1:
|
|
phy_driver_unregister(&b53_phy_driver_id1);
|
|
return ret;
|
|
}
|
|
|
|
void __exit b53_phy_driver_unregister(void)
|
|
{
|
|
phy_driver_unregister(&b53_phy_driver_id3);
|
|
phy_driver_unregister(&b53_phy_driver_id2);
|
|
phy_driver_unregister(&b53_phy_driver_id1);
|
|
}
|
|
|
|
module_init(b53_phy_driver_register);
|
|
module_exit(b53_phy_driver_unregister);
|
|
|
|
MODULE_DESCRIPTION("B53 MDIO access driver");
|
|
MODULE_LICENSE("Dual BSD/GPL");
|