Gabor Juhos
|
5ffc08e3dc
|
ar71xx: add a helper function for setting up ETH_CFG register on AR934x
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 33817
|
12 years ago |
Gabor Juhos
|
170cd7a19a
|
ar71xx: avoid possible NULL pointer dereference in ath79_init_{,local}_mac
SVN-Revision: 33575
|
12 years ago |
Gabor Juhos
|
94bac7366c
|
ar71xx: use dynamic clock dividers on the 2nd MDIO of AR934x
SVN-Revision: 33343
|
12 years ago |
Gabor Juhos
|
11c3392b7f
|
Revert "ar71xx: only allow RGMII mode on the 2nd ethernet MAC of the AR7240"
That was based on assumptions.
SVN-Revision: 33310
|
12 years ago |
Gabor Juhos
|
cca873e8e0
|
ar71xx: only allow RGMII mode on the 2nd ethernet MAC of the AR7240
Signed-off-by: Daniel Golle <dgolle@allnet.de>
SVN-Revision: 33280
|
12 years ago |
Gabor Juhos
|
d1b237b335
|
ar71xx: add initial support for the QCA955X SoCs
SVN-Revision: 32606
|
12 years ago |
Felix Fietkau
|
dc9675282e
|
ar71xx: add a helper function for setting up PHY4 swapping on ar933x
SVN-Revision: 32092
|
12 years ago |
Felix Fietkau
|
8039a1bbb2
|
ar71xx: fix MII clock settings for various chips, improves ethernet stability on AR934x
SVN-Revision: 31925
|
12 years ago |
Gabor Juhos
|
3e3a4d3d6b
|
ar71xx: allow to disable link polling on unused PHYs
SVN-Revision: 31533
|
12 years ago |
Gabor Juhos
|
e9b45ebaba
|
ar71xx: add AR934x specific interface speed setup for ge0
SVN-Revision: 31017
|
12 years ago |
Gabor Juhos
|
1c5ac02a29
|
ar71xx: reset the switch on AR934x before ethernet device registration
SVN-Revision: 30922
|
12 years ago |
Gabor Juhos
|
66df117d1b
|
ar71xx: use a dummy callback for interfaces with fixed speed
SVN-Revision: 30913
|
12 years ago |
Gabor Juhos
|
8b2b37ae58
|
ar71xx: merge ar934x_bo_ddr_flush patch
SVN-Revision: 30912
|
12 years ago |
Gabor Juhos
|
d72bde99cd
|
ar71xx: merge files-3.2 to files
SVN-Revision: 30405
|
13 years ago |