ar71xx: add support for the TL-WR841N v1.5 board
SVN-Revision: 18893v19.07.3_mercusys_ac12_duma
Gabor Juhos
15 years ago
parent
ce6136a61c
commit
cace9f4566
@ -0,0 +1,19 @@
|
||||
config interface loopback
|
||||
option ifname lo
|
||||
option proto static
|
||||
option ipaddr 127.0.0.1
|
||||
option netmask 255.0.0.0
|
||||
|
||||
config interface mac0
|
||||
option ifname eth0
|
||||
|
||||
config interface lan
|
||||
option ifname "lan1 lan2 lan3 lan4"
|
||||
option type bridge
|
||||
option proto static
|
||||
option ipaddr 192.168.1.1
|
||||
option netmask 255.255.255.0
|
||||
|
||||
config interface wan
|
||||
option ifname wan
|
||||
option proto dhcp
|
||||
@ -0,0 +1,158 @@
|
||||
/*
|
||||
* TP-LINK TL-WR841N board support
|
||||
*
|
||||
* Copyright (C) 2009 Gabor Juhos <juhosg@openwrt.org>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License version 2 as published
|
||||
* by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/mtd/mtd.h>
|
||||
#include <linux/mtd/partitions.h>
|
||||
#include <linux/input.h>
|
||||
|
||||
#include <asm/mips_machine.h>
|
||||
#include <asm/mach-ar71xx/ar71xx.h>
|
||||
#include <asm/mach-ar71xx/pci.h>
|
||||
|
||||
#include "devices.h"
|
||||
#include "dev-m25p80.h"
|
||||
#include "dev-ar913x-wmac.h"
|
||||
|
||||
#define TL_WR841ND_V1_GPIO_LED_SYSTEM 2
|
||||
#define TL_WR841ND_V1_GPIO_LED_QSS 5
|
||||
|
||||
#define TL_WR841ND_V1_GPIO_BTN_RESET 3
|
||||
#define TL_WR841ND_V1_GPIO_BTN_QSS 7
|
||||
|
||||
#define TL_WR841ND_V1_BUTTONS_POLL_INTERVAL 20
|
||||
|
||||
#ifdef CONFIG_MTD_PARTITIONS
|
||||
static struct mtd_partition tl_wr841n_v1_partitions[] = {
|
||||
{
|
||||
.name = "redboot",
|
||||
.offset = 0,
|
||||
.size = 0x020000,
|
||||
.mask_flags = MTD_WRITEABLE,
|
||||
} , {
|
||||
.name = "kernel",
|
||||
.offset = 0x020000,
|
||||
.size = 0x140000,
|
||||
} , {
|
||||
.name = "rootfs",
|
||||
.offset = 0x160000,
|
||||
.size = 0x280000,
|
||||
} , {
|
||||
.name = "config",
|
||||
.offset = 0x3e0000,
|
||||
.size = 0x020000,
|
||||
.mask_flags = MTD_WRITEABLE,
|
||||
} , {
|
||||
.name = "firmware",
|
||||
.offset = 0x020000,
|
||||
.size = 0x3c0000,
|
||||
}
|
||||
};
|
||||
#endif /* CONFIG_MTD_PARTITIONS */
|
||||
|
||||
static struct flash_platform_data tl_wr841n_v1_flash_data = {
|
||||
#ifdef CONFIG_MTD_PARTITIONS
|
||||
.parts = tl_wr841n_v1_partitions,
|
||||
.nr_parts = ARRAY_SIZE(tl_wr841n_v1_partitions),
|
||||
#endif
|
||||
};
|
||||
|
||||
static struct ar71xx_pci_irq tl_wr841n_v1_pci_irqs[] __initdata = {
|
||||
{
|
||||
.slot = 0,
|
||||
.pin = 1,
|
||||
.irq = AR71XX_PCI_IRQ_DEV0,
|
||||
}, {
|
||||
.slot = 1,
|
||||
.pin = 1,
|
||||
.irq = AR71XX_PCI_IRQ_DEV1,
|
||||
}, {
|
||||
.slot = 2,
|
||||
.pin = 1,
|
||||
.irq = AR71XX_PCI_IRQ_DEV2,
|
||||
}
|
||||
};
|
||||
|
||||
static struct gpio_led tl_wr841n_v1_leds_gpio[] __initdata = {
|
||||
{
|
||||
.name = "tl-wr841n:green:system",
|
||||
.gpio = TL_WR841ND_V1_GPIO_LED_SYSTEM,
|
||||
.active_low = 1,
|
||||
}, {
|
||||
.name = "tl-wr841n:red:qss",
|
||||
.gpio = TL_WR841ND_V1_GPIO_LED_QSS,
|
||||
.active_low = 1,
|
||||
}
|
||||
};
|
||||
|
||||
static struct gpio_button tl_wr841n_v1_gpio_buttons[] __initdata = {
|
||||
{
|
||||
.desc = "reset",
|
||||
.type = EV_KEY,
|
||||
.code = BTN_0,
|
||||
.threshold = 5,
|
||||
.gpio = TL_WR841ND_V1_GPIO_BTN_RESET,
|
||||
.active_low = 1,
|
||||
}, {
|
||||
.desc = "qss",
|
||||
.type = EV_KEY,
|
||||
.code = BTN_1,
|
||||
.threshold = 5,
|
||||
.gpio = TL_WR841ND_V1_GPIO_BTN_QSS,
|
||||
.active_low = 1,
|
||||
}
|
||||
};
|
||||
|
||||
static struct dsa_chip_data tl_wr841n_v1_dsa_chip = {
|
||||
.port_names[0] = "wan",
|
||||
.port_names[1] = "lan1",
|
||||
.port_names[2] = "lan2",
|
||||
.port_names[3] = "lan3",
|
||||
.port_names[4] = "lan4",
|
||||
.port_names[5] = "cpu",
|
||||
};
|
||||
|
||||
static struct dsa_platform_data tl_wr841n_v1_dsa_data = {
|
||||
.nr_chips = 1,
|
||||
.chip = &tl_wr841n_v1_dsa_chip,
|
||||
};
|
||||
|
||||
static void __init tl_wr841n_v1_setup(void)
|
||||
{
|
||||
u8 *mac = (u8 *) KSEG1ADDR(0x1f01fc00);
|
||||
|
||||
ar71xx_set_mac_base(mac);
|
||||
|
||||
ar71xx_add_device_mdio(0x0);
|
||||
|
||||
ar71xx_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RMII;
|
||||
ar71xx_eth0_data.phy_mask = 0x0;
|
||||
ar71xx_eth0_data.speed = SPEED_100;
|
||||
ar71xx_eth0_data.duplex = DUPLEX_FULL;
|
||||
|
||||
ar71xx_add_device_eth(0);
|
||||
|
||||
ar71xx_add_device_dsa(0, &tl_wr841n_v1_dsa_data);
|
||||
|
||||
ar71xx_add_device_m25p80(&tl_wr841n_v1_flash_data);
|
||||
|
||||
ar71xx_add_device_leds_gpio(-1, ARRAY_SIZE(tl_wr841n_v1_leds_gpio),
|
||||
tl_wr841n_v1_leds_gpio);
|
||||
|
||||
ar71xx_add_device_gpio_buttons(-1, TL_WR841ND_V1_BUTTONS_POLL_INTERVAL,
|
||||
ARRAY_SIZE(tl_wr841n_v1_gpio_buttons),
|
||||
tl_wr841n_v1_gpio_buttons);
|
||||
|
||||
ar71xx_pci_init(ARRAY_SIZE(tl_wr841n_v1_pci_irqs),
|
||||
tl_wr841n_v1_pci_irqs);
|
||||
}
|
||||
|
||||
MIPS_MACHINE(AR71XX_MACH_TL_WR841N_V1, "TP-LINK TL-WR841N v1",
|
||||
tl_wr841n_v1_setup);
|
||||
Loading…
Reference in New Issue