ar71xx: Remove TX/RX delay from pll_1000 for OM5P-AN
The tx/rx delay bits in the ETH_XMII_CONTROL register have to be unset when the enable_rgmii_rx_delay/enable_rgmii_tx_delay will be set in the AT803x PHY. Othwise the throughput in gigabit mode is heavily reduced. Signed-off-by: Sven Eckelmann <sven@open-mesh.org> SVN-Revision: 45521v19.07.3_mercusys_ac12_duma
parent
e2e2fb168b
commit
5c6925a23b
Loading…
Reference in New Issue