|
|
|
@ -302,7 +302,7 @@ static inline unsigned long bcm63xx_regset_address(enum bcm63xx_regs_set set)
|
|
|
|
|
return BCM_6345_UART0_BASE;
|
|
|
|
|
case RSET_GPIO:
|
|
|
|
|
return BCM_6345_GPIO_BASE;
|
|
|
|
|
case RSET_SPI_BASE:
|
|
|
|
|
case RSET_SPI:
|
|
|
|
|
return BCM_6345_SPI_BASE;
|
|
|
|
|
case RSET_UDC0:
|
|
|
|
|
return BCM_6345_UDC0_BASE;
|
|
|
|
@ -320,6 +320,8 @@ static inline unsigned long bcm63xx_regset_address(enum bcm63xx_regs_set set)
|
|
|
|
|
return BCM_6345_DSL_BASE;
|
|
|
|
|
case RSET_ENET0:
|
|
|
|
|
return BCM_6345_ENET0_BASE;
|
|
|
|
|
case RSET_ENET1:
|
|
|
|
|
return BCM_6345_ENET1_BASE;
|
|
|
|
|
case RSET_ENETDMA:
|
|
|
|
|
return BCM_6345_ENETDMA_BASE;
|
|
|
|
|
case RSET_EHCI0:
|
|
|
|
@ -601,6 +603,16 @@ enum bcm63xx_irq {
|
|
|
|
|
#define BCM_6345_ENET_PHY_IRQ (IRQ_INTERNAL_BASE + 12)
|
|
|
|
|
#define BCM_6345_ENET0_RXDMA_IRQ (IRQ_INTERNAL_BASE + 13 + 1)
|
|
|
|
|
#define BCM_6345_ENET0_TXDMA_IRQ (IRQ_INTERNAL_BASE + 13 + 2)
|
|
|
|
|
#define BCM_6345_EBI_RX_IRQ (IRQ_INTERNAL_BASE + 13 + 5)
|
|
|
|
|
#define BCM_6345_EBI_TX_IRQ (IRQ_INTERNAL_BASE + 13 + 6)
|
|
|
|
|
#define BCM_6345_RESERVED_RX_IRQ (IRQ_INTERNAL_BASE + 13 + 9)
|
|
|
|
|
#define BCM_6345_RESERVED_TX_IRQ (IRQ_INTERNAL_BASE + 13 + 10)
|
|
|
|
|
#define BCM_6345_USB_BULK_RX_DMA_IRQ (IRQ_INTERNAL_BASE + 13 + 13)
|
|
|
|
|
#define BCM_6345_USB_BULK_TX_DMA_IRQ (IRQ_INTERNAL_BASE + 13 + 14)
|
|
|
|
|
#define BCM_6345_USB_CNTL_RX_DMA_IRQ (IRQ_INTERNAL_BASE + 13 + 15)
|
|
|
|
|
#define BCM_6345_USB_CNTL_TX_DMA_IRQ (IRQ_INTERNAL_BASE + 13 + 16)
|
|
|
|
|
#define BCM_6345_USB_ISO_RX_DMA_IRQ (IRQ_INTERNAL_BASE + 13 + 17)
|
|
|
|
|
#define BCM_6345_USB_ISO_TX_DMA_IRQ (IRQ_INTERNAL_BASE + 13 + 18)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* 6348 irqs
|
|
|
|
@ -614,12 +626,12 @@ enum bcm63xx_irq {
|
|
|
|
|
#define BCM_6348_ENET0_IRQ (IRQ_INTERNAL_BASE + 8)
|
|
|
|
|
#define BCM_6348_ENET_PHY_IRQ (IRQ_INTERNAL_BASE + 9)
|
|
|
|
|
#define BCM_6348_OHCI0_IRQ (IRQ_INTERNAL_BASE + 12)
|
|
|
|
|
#define BCM_6348_USB_CNTL_RX_DMA (IRQ_INTERNAL_BASE + 14)
|
|
|
|
|
#define BCM_6348_USB_CNTL_TX_DMA (IRQ_INTERNAL_BASE + 15)
|
|
|
|
|
#define BCM_6348_USB_BULK_RX_DMA (IRQ_INTERNAL_BASE + 16)
|
|
|
|
|
#define BCM_6348_USB_BULK_TX_DMA (IRQ_INTERNAL_BASE + 17)
|
|
|
|
|
#define BCM_6348_USB_ISO_RX_DMA (IRQ_INTERNAL_BASE + 18)
|
|
|
|
|
#define BCM_6348_USB_ISO_TX_DMA (IRQ_INTERNAL_BASE + 19)
|
|
|
|
|
#define BCM_6348_USB_CNTL_RX_DMA_IRQ (IRQ_INTERNAL_BASE + 14)
|
|
|
|
|
#define BCM_6348_USB_CNTL_TX_DMA_IRQ (IRQ_INTERNAL_BASE + 15)
|
|
|
|
|
#define BCM_6348_USB_BULK_RX_DMA_IRQ (IRQ_INTERNAL_BASE + 16)
|
|
|
|
|
#define BCM_6348_USB_BULK_TX_DMA_IRQ (IRQ_INTERNAL_BASE + 17)
|
|
|
|
|
#define BCM_6348_USB_ISO_RX_DMA_IRQ (IRQ_INTERNAL_BASE + 18)
|
|
|
|
|
#define BCM_6348_USB_ISO_TX_DMA_IRQ (IRQ_INTERNAL_BASE + 19)
|
|
|
|
|
#define BCM_6348_ENET0_RXDMA_IRQ (IRQ_INTERNAL_BASE + 20)
|
|
|
|
|
#define BCM_6348_ENET0_TXDMA_IRQ (IRQ_INTERNAL_BASE + 21)
|
|
|
|
|
#define BCM_6348_ENET1_RXDMA_IRQ (IRQ_INTERNAL_BASE + 22)
|
|
|
|
|